Abstract-
I. INTRODUCTION

S
TANDARD manufacture of semiconductor devices requires multiple fabrication steps which involve patterning of photoresist (PR) by ultraviolet (UV) light exposure through a series of customized quartz-based photomasks. Consequently, each change in design requires the production of one or more new and expensive photomasks. As an alternative, mask-less fabrication approaches have attracted much attention as they offer flexibility and significant reduction of fabrication cost. Several mask-less methods have been developed including laser direct writing, 2-photon writing, interference lithography and inkjet printing, and these techniques have already been used for the fabrication of optoelectronic devices [1] - [3] . III-nitride semiconductor technology can already provide efficient LEDs with peak emission wavelengths around 365 nm and 405 nm, corresponding respectively to the i-line and h-line emissions from mercury discharge lamps used in mature photolithography. However, related III-nitride LEDs are also being developed offering emission into the deep UV, compatible with the majority of photo-acid generators and more advanced optical lithography [4] . In addition, III-nitride LEDs offer many advantages compared to mercury lamps, including compactness, low power consumption and no content of toxic material. Furthermore, the output power of these LEDs and their emission mode (pulsed and dc) can be easily changed via an integrated electronic driver circuit. Several proof-of-concept demonstrations of micro-patterning by LED direct writing have already been made using either conventional broad-area devices or micro-LEDs (we consider an LED as "micro" when one of its dimensions is below 100 µm) [5] - [7] . Feature sizes as small as 20 µm were obtained by using proximity exposure with micro-LEDs, while similar feature sizes have also been obtained using a broad-area LED source coupled to a microscope objective [5] , [6] . The use of micro-LEDs brings the primary advantages of offering a large density of emitters on a small-scale chip, and a higher power density per pixel than broad-area LEDs [8] .
We report here on the use of 8 × 8 micro-LED arrays with pixel sizes as small as 14 µm-diameter in an imaging optical setup (similar to the setup in ref. [9] but with a 10:1 demagnification) to pattern PR with features down to 500 nm-width in order to process GaN-based LED heterostructures [9] , [10] . First, a single pixel was used to pattern a sacrificial PR mask for a "checkerboard-type" array with individually addressable LEDs emitting at 450 nm [11] . The checkerboard device was designed with a targeted 1 µm gap between adjacent pixels, resulting in a 99% filling factor arrays in a suitable configuration for subsequent flip-chip bonding to custom complementary metal-oxide-semiconductor (CMOS) [10] , [12] . Typical measured optical output powers here were 2 mW (5 W/cm 2 ) per pixel at a driving current of 90 mA. Parallel direct writing is then implemented using 2 micro-pixels each of 24 µm diameter to create a 32 × 32 checkerboard design emitting at 520 nm. This had 21 × 18 µm 2 pixels on a 23 µm pitch, each delivering 77 µW (20 W/cm 2 ) at 6 mA injection current. These arrays were fabricated in a suitable configuration for applications including lab-on-chip sensors, micro-displays, time-resolved spectroscopy and optoelectronic tweezing [13] , [12] , and provide demanding demonstrations of the capabilities of micro-LED direct writing in the rapid and accurate fabrication of active optoelectronic devices.
II. MICRO-LED MASK-FREE LITHOGRAPHY
This letter used micro-LED arrays emitting at a wavelength of 370 nm, flip-chip bonded onto a CMOS silicon backplane [10] , [12] . The micro-LED device is an 8 × 8 array of microdisk pixels on a 200 µm pitch with diameters progressing from 84 µm to 14 µm in 10 µm steps. The pixels are arranged in rows with fixed pixel diameters. All the pixels share a common negative electrode (n-contact) and are individually addressed through their respective positive contact (p-contact). Each pixel is provided with a 92 × 92 µm 2 separate bonding pad, connected to the pixel with a metal track to complete the positive connection (inset Fig. 1 ). This method of offpixel bonding facilitates contacting of small-sized pixels to enable the highest direct writing resolution. CMOS driving offers the capability of individual dc and pulsed operation of the micro-LEDs down to few hundreds of picoseconds through a computer-controlled interface as well as projection of programmable patterns [10] . The forward bias voltage versus current of representative CMOS-bonded 14 µm and 24 µm-diameter pixels is shown in Fig. 1 . Turn-on voltages estimated with the tangent method are about 6 V and 5.5 V respectively, and currents of 20 mA are reached for bias voltages of 7.6 V and 7.1 V, respectively. The CMOS chip design allows a maximum forward bias of 8 V. Typical optical output powers were measured with a large-area Si photodetector placed in near contact above the device, so as to collect all of the front-emitted optical power. Typical optical output powers as a function of injected current are plotted in Fig. 1 . At 20 mA, optical power of 210 µW (14 µm device) and 275 µW (24 µm device) were measured.
In the following direct writing experiments, micro-LEDs are imaged using an optical setup as in [9] , using a 4X and 40X microscope objectives for collection and projection, respectively, and demagnifying the pixels by a factor 10. The sample covered with PR is placed on an X-Y translation stage and positioned at the focus using the highresolution z-stage supporting the 40X projection microscope objective [9] . The writing process itself is entirely automated through a computer interface. For the first demonstration, single micro-LEDs were used to evaluate the writing performance of the setup. The CMOS was configured to drive in dc mode at a voltage of 5 V and the power densities were measured at focus in this configuration for all the pixels of diameters 14 µm and 24 µm [ Fig. 2(a) ]. The projected spot sizes were about 2.4 µm and 1.4 µm at focus, respectively, as estimated from an intensity profile analysis from a calibrated image taken by a CCD camera. Average optical power densities of 1.7 W/cm 2 and 1.2 W/cm 2 with variances of 0.3 W/cm 2 and 0.2 W/cm 2 are calculated from these sets of results. The velocities of the X-Y stages are controlled to deliver the appropriate exposure dose and to adjust the feature size written into the PR. Typical writing speeds range from 20 µm/s to 140 µm/s leading to average exposure doses at focus of 280 mJ/cm 2 down to 40 mJ/cm 2 for the 14 µm-diameter pixel and from 360 mJ/cm 2 to 51 mJ/cm 2 for the 24 µm-diameter [9] . Feature sizes written at different velocities by both pixels were investigated by atomic force microscopy (AFM) over an area of 5 × 5 µm 2 of the patterned region. Trenches were written in resist S1805 (600 nm thick) which requires an exposure dose at 370 nm of 40 mJ/cm 2 (value from manufacturer's datasheet). Fig. 2(b) summarizes the measured trench bottom widths for these writing experiments ranging from 9 µm down to 2 µm and 6 µm down to 0.5 µm for the 24 µm and 14 µm-diameter pixels, respectively. The inset of Fig. 2 shows a 500 nm base-width trench realized with the 14 µm-diameter pixel at a writing speed of 140 µm/s. The profile shows a significant non-verticality of the trench sidewalls, resulting from the intrinsic exposure profile of the PR film, but not posing limitations for the microfabrication applications envisaged.
III. DEVICE FABRICATION AND CHARACTERIZATION
First, a checkerboard-type LED design with an 8 × 8 array of 200 µm-pitch, 199 × 199 µm 2 LEDs was chosen as a demonstrator device, as each pixel can be easily individually wire bonded. Also it is directly compatible with the CMOS-backplane technology which has been developed to bond and drive our custom LED array devices [10] . The checkerboard GaN-based LED array was fabricated as in [8] . A 600 nm-thick PR film was spin-coated and soft-baked according to the vendor's datasheet in preparation for the micro-LED pattern writing. The mask-less patterning to define the LED mesa was performed at a linear translation speed of 140 µm/s using a single 14 µm pixel under 10X demagnification. The velocity was then reduced to 10 µm/s in order to write a large frame around the emission area for access to the n-doped GaN [see Fig. 3(a) ]. The PR was then developed using a standard solution providing minimum features of about 560 nm in width on average, forming the 8 × 8 array and a surrounding frame of about 35 µm width around the array. This pattern was then transferred to the SiO 2 layer by reactive ion etching and a multi-step process combining wet and inductively coupled plasma etching was used to etch the metal stack and the GaN-based layers down to the n-GaN layer, resulting in an 8 × 8 n-shared mesa array. Finally the residual SiO 2 layer was stripped off the sample by wet etching. An optical micrograph of the checkerboard device's p-contact side after processing is shown in Fig. 3(a) , left. Each trench is well defined with an average width close to the targeted value of 1 µm [ Fig. 3(a) , right]. The final gaps between pixels are larger than the PR feature defined by the mask-less lithography (560 nm) owing to the finite isotropic component of the various dry etch steps acting on the sidewalls.
An inkjet printing step of silver (Ag) nanoparticles defined metal tracks to connect the shared n-GaN in order to demonstrate a full mask-less fabrication process. The Ag nanoparticles (Silver-jet DGP, 40% w/w) were printed with a Dimatix DMP-2800 system as in [14] . Each pixel was finally individually wire bonded to a printed circuit board for characterization purposes. The inset of Fig. 3(b) shows an optical micrograph of the checkerboard-LED array with representative pixels turned on, demonstrating the individually-addressable capabilities of the device. The electrical and optical performance of the array was assessed. Typical injection current versus forward bias voltage (I-V) and optical output power versus injection current (L-I) characteristics of a representative pixel are shown in Fig. 3(b) . The directed optical output was measured from the back side of the device (through the transparent sapphire substrate) using a power meter and a calibrated Si photodetector placed in close proximity. The device shows good electrical and optical performance with a maximum output optical power of 2 mW (5 W/cm 2 ) at an injected current of 90 mA (750 µW − 2 W/cm 2 at 20 mA injected current). A typical voltage of 4.3 V at 20 mA is measured, which is somewhat higher than a typical GaN-based LED (usually around 3 V). This is likely due to the lower conductivity of the nanoparticle Ag ink and the higher potential barrier at the Ag/n-GaN interface compared with a more standard n-metal contact such as Ti/Au, but is illustrative of the potential for a fully mask-less LED fabrication process flow.
The parallel writing capability of our setup was then demonstrated with 2 adjacent 24 µm-diameter pixels [namely pixels 7 and 8 from Fig. 2(a) ] driven at the same forward bias voltage, 7.5 V (25.5 mA typical dc injected current). The pixels were both placed within the field of view of the collection microscope objective so that their emission was collected altogether. In this configuration and driven individually, the two pixels deliver a different optical power at focus of 0.163 µW (3.6 W/cm 2 ) and 0.17 µW (3.75 W/cm 2 ), respectively, due to variation in pixel-to-pixel performance as shown in Fig. 2(a) . However, due to the characteristics of the CMOS design, the current flowing through the chip when several LEDs are driven simultaneously induces a voltage drop at the LED electrodes due to the ground bounce effect [15] . Consequently, when driven simultaneously, the optical power projected is not the sum of the individual optical powers, instead a total optical power at focus of 0.131 µW (2.9 W/cm 2 ) is estimated per driven pixel. The checkerboard-design was again chosen to illustrate the lithographic capability in this case for high density micro-LED arrays emitting at 520 nm. An array of 32 × 32 elements with a 23-µm pitch was thus coded for a 2 pixel writing experiment. In the vertical direction (direction according to inset of Fig. 4 .) each trench is exposed using a single pixel while, in the horizontal direction, both pixels were used consecutively. The writing speed was fixed to 100 µm/s in vertical giving a typical exposure dose of 69 mJ/cm 2 , and 200 µm/s in the horizontal direction to take into account the overlapping exposure path from the two pixels. After PR patterning, the same etching process was applied as described previously resulting in an array of individually-addressable rectangular pixels. In this case the resulting fill-factor is reduced to 71.5% with 21 × 18 µm 2 pixels as shown in the optical micrograph inset of Fig. 4 . Probes were used here to electrically and optically characterize the device. Fig. 4 summarizes the typical I-V and L-I curves for a pixel of the array. The pixel delivers an optical power of 77 µW at an injection current of 6 mA, giving an optical power density of 20 W/cm 2 with current density of 1.6 kA/cm 2 .
IV. CONCLUSION
A custom-made 370-nm emitting micro-LED array bonded on CMOS backplane was used as a mask-less photolithography tool to fabricate complex and tailored optoelectronic devices through the use of an optical demagnifying setup and computer control. This direct writing technique was first used to pattern PR layers giving features as narrow as 500 nm at 140 µm/s writing velocities. In combination with wet and dry etching and inkjet printing, custom designed 450 nm emitting, 99% fill-factor, 8 × 8 broad-LED array and 520 nm-emitting 32 × 32 micro-LED array were fabricated by single and two-pixels parallel writing respectively. Typical optical output powers emitted by a single element were measured to be up to 5 W/cm 2 and 20 mW/cm 2 , respectively, at injected current of 90 mA and 6 mA. These results demonstrate the advantages of micro-LED mask-less lithography, including re-configurable written patterns with sub-micron feature sizes and multi-beam parallel writing and implementation as part of a mask-less process flow, to address the easy fabrication of complex optoelectronic and photonic devices such as, but not limited to, GaN-based LED arrays.
